Memory with separate read and write paths

ABSTRACT

A memory unit includes a giant magnetoresistance cell electrically coupled between a write bit line and a write source line and a magnetic tunnel junction data cell electrically coupled between a read bit line and a read source line. A write current passing through the giant magnetoresistance cell switches the giant magnetoresistance cell between a high resistance state and a low resistance state. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. The magnetic tunnel junction data cell is read by a read current passing though the magnetic tunnel junction data cell.

BACKGROUND

Fast growth of the pervasive computing and handheld/communication industry generates exploding demand for high capacity nonvolatile solid-state data storage devices. It is believed that nonvolatile memories, especially flash memory, will replace DRAM to occupy the biggest share of memory market. However, flash memory has several drawbacks such as slow access speed (˜ms write and ˜50-100 ns read), limited endurance (˜10³-10⁴ programming cycles), and the integration difficulty in system-on-chip (SoC). Flash memory (NAND or NOR) also faces significant scaling problems at 32 nm node and beyond.

Magneto-resistive Random Access Memory (MRAM) is another promising candidate for future nonvolatile and universal memory. MRAM features non-volatility, fast writing/reading speed (<10 ns), almost unlimited programming endurance (>10¹⁵ cycles) and zero standby power. The basic component of MRAM is a magnetic tunneling junction (MTJ). Data storage is realized by switching the resistance of MTJ between a high-resistance state and a low-resistance state. MRAM switches the MTJ resistance by using a current induced magnetic field to switch the magnetization of MTJ. As the MTJ size shrinks, the switching magnetic field amplitude increases and the switching variation becomes severer. Hence, the incurred high power consumption limits the scaling of conventional MRAM.

Recently, a new write mechanism, which is based upon spin polarization current induced magnetization switching, was introduced to the MRAM design. This new MRAM design, called Spin-Transfer Torque RAM (STRAM), uses a (bidirectional) current through the MTJ to realize the resistance switching. Therefore, the switching mechanism of STRAM is constrained locally and STRAM is believed to have a better scaling property than the conventional MRAM.

However, a number of yield-limiting factors must be overcome before STRAM enters the production stage. One challenge is that the barrier layer of the MTJ needs to be thick enough to accurately read the MTJ but thin enough to pass enough current to write to the MTJ without damaging the barrier layer. Thus there is a tradeoff in read verses write performance based on the particular barrier thickness.

BRIEF SUMMARY

The present disclosure relates to spin-transfer torque memory. In particular, the present disclosure relates to memory that includes a separate read and write path. A write current sets the magnetization orientation of a giant magnetoresistance (GMR) cell free layer. A free layer magnetization orientation of an adjacent magnetic tunnel junction data (MTJ) cell is then set by magnetostatic coupling with the magnetization orientation of a giant magnetoresistance (GMR) cell free layer. The resistance or data state of the memory unit can then be read out by passing a read current through the magnetic tunnel junction data cell.

One illustrative memory unit includes a giant magnetoresistance cell electrically coupled between a write bit line and a write source line and a magnetic tunnel junction data cell electrically coupled between a read bit line and a read source line. A write current passing through the giant magnetoresistance cell switches the giant magnetoresistance cell between a high resistance state and a low resistance state. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. The magnetic tunnel junction data cell is read by a read current passing though the magnetic tunnel junction data cell.

Another illustrative memory unit includes a giant magnetoresistance cell electrically coupled between a write bit line and a write source line and a magnetic tunnel junction data cell electrically coupled between a read bit line and a read source line. A write current passing through the giant magnetoresistance cell switches the giant magnetoresistance cell between a high resistance state and a low resistance state. The giant magnetoresistance cell includes a free magnetic layer separated from a pinned magnetic layer by a non-magnetic electrically conducting layer. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state, and be read by a read current passing though the magnetic tunnel junction data cell. The magnetic tunnel junction data cell includes a free magnetic layer separated from a pinned magnetic layer by an oxide barrier layer. The free magnetic layer of the magnetic tunnel junction data cell is coextensive with the free magnetic layer of the giant magnetoresistance cell.

An illustrative method includes passing a write current thorough a giant magnetoresistance cell to switch a free magnetic layer of the giant magnetoresistance cell between a high resistance state and a low resistance state. Then the method includes switching a free layer of a magnetic tunnel junction data cell between a high resistance state and a low resistance state by magnetostatic coupling with the free magnetic layer of the giant magnetoresistance cell and then reading the resistance state of the magnetic tunnel junction data cell by passing a reading current through the magnetic tunnel junction data cell.

BRIEF DESCRIPTION OF THE DRAWINGS

The disclosure may be more completely understood in consideration of the following detailed description of various embodiments of the disclosure in connection with the accompanying drawings, in which:

FIG. 1 is a cross-sectional schematic diagram of an illustrative memory unit;

FIG. 2 is a schematic circuit diagram of an illustrative array of the memory units of FIG. 1;

FIG. 3 is a cross-sectional schematic diagram of another illustrative memory unit;

FIG. 4 is a schematic circuit diagram of an illustrative array of the memory units of FIG. 3;

FIG. 5 is a cross-sectional schematic diagram of another illustrative memory unit;

FIG. 6 is a schematic circuit diagram of an illustrative array of the memory units of FIG. 5, FIG. 7, FIG. 8, and FIG. 10;

FIG. 7 is a cross-sectional schematic diagram of another illustrative memory unit;

FIG. 8 is a cross-sectional schematic diagram of another illustrative memory unit;

FIG. 9A is a cross-sectional schematic diagram of another illustrative memory unit;

FIG. 9B is a schematic circuit diagram of an illustrative array of the memory units of FIG. 9A;

FIG. 10 is a cross-sectional schematic diagram of another illustrative memory unit; and

FIG. 11 is a flow diagram of an illustrative method for switching a resistance state of an illustrative magnetic tunnel junction memory cell.

The figures are not necessarily to scale. Like numbers used in the figures refer to like components. However, it will be understood that the use of a number to refer to a component in a given figure is not intended to limit the component in another figure labeled with the same number.

DETAILED DESCRIPTION

In the following description, reference is made to the accompanying set of drawings that form a part hereof and in which are shown by way of illustration several specific embodiments. It is to be understood that other embodiments are contemplated and may be made without departing from the scope or spirit of the present disclosure. The following detailed description, therefore, is not to be taken in a limiting sense. The definitions provided herein are to facilitate understanding of certain terms used frequently herein and are not meant to limit the scope of the present disclosure.

Unless otherwise indicated, all numbers expressing feature sizes, amounts, and physical properties used in the specification and claims are to be understood as being modified in all instances by the term “about.” Accordingly, unless indicated to the contrary, the numerical parameters set forth in the foregoing specification and attached claims are approximations that can vary depending upon the desired properties sought to be obtained by those skilled in the art utilizing the teachings disclosed herein.

The recitation of numerical ranges by endpoints includes all numbers subsumed within that range (e.g. 1 to 5 includes 1, 1.5, 2, 2.75, 3, 3.80, 4, and 5) and any range within that range.

As used in this specification and the appended claims, the singular forms “a”, “an”, and “the” encompass embodiments having plural referents, unless the content clearly dictates otherwise. As used in this specification and the appended claims, the term “or” is generally employed in its sense including “and/or” unless the content clearly dictates otherwise.

The present disclosure relates to spin-transfer torque memory. In particular, the present disclosure relates to memory that includes a separate read and write path. A write current sets the magnetization orientation of a giant magnetoresistance (GMR) cell free layer while isolating the write current path to the GMR cell (by for example, floating the MTJ cell during the write operation). A free layer magnetization orientation of an adjacent magnetic tunnel junction data (MTJ) cell is then set by magnetostatic coupling with the magnetization orientation of a giant magnetoresistance (GMR) cell free layer. The resistance or data state of the memory unit can then be read out by passing a read current through the magnetic tunnel junction data cell. Isolating the writing current path to the GMR cell and isolating the read current path to the MTJ cell (by for example, floating the GMR cell during the read operation). This allows each cell to be tailored to the specific read or write conditions and thus improve performance of each cell and the memory unit. While the present disclosure is not so limited, an appreciation of various aspects of the disclosure will be gained through a discussion of the examples provided below.

FIG. 1 is a cross-sectional schematic diagram of an illustrative memory unit 10. The memory unit includes a giant magnetoresistance cell 20 electrically coupled between a write bit line WBL and a write source line SL. A magnetic tunnel junction data cell 30 is electrically coupled between a read bit line RBL and a read source line SL. In the illustrated embodiment, the write source line SL and the read source line SL is a common source line SL and the write source line SL and the read source line SL are not separately addressable.

The giant magnetoresistance cell 20 and the magnetic tunnel junction data cell 30 can be isolated from each other and adjacent each (sufficiently close to each other) other to allow for magnetostatic coupling (i.e., magnetic dipolar interaction) between the giant magnetoresistance cell 20 and the magnetic tunnel junction data cell 30. The coupling strength is inversely proportional to the separation of the elements. Thus, in many embodiments, it is desirable to have the giant magnetoresistance cell 20 and the magnetic tunnel junction data cell 30 as close as possible, for example in a range from 20 to 100 nm.

A transistor 14 is electrically couples the source line SL to both the giant magnetoresistance cell 20 and the magnetic tunnel junction data cell 30. The transistor 14 has a gate that is electrically coupled to a word line WL to activate the transistor 14 and allow current to pass between the source line SL and the write bit line WBL and/or read bit line RBL. The transistor 14 can be any useful transistor such as, for example, a PMOS or NMOS semiconductor device. The illustrated semiconductor transistor device is formed on a substrate 12 and includes a doped source region S and a doped drain region D. In some embodiments (as illustrated), an electrically conductive plug element 16 electrically connects the transistor 14 with both the giant magnetoresistance cell 20 and the magnetic tunnel junction data cell 30. To avoid current sneak paths, a diode may be included between the giant magnetoresistance cell 20 and the write bit line WBL or between the magnetic tunnel junction data cell 30 and the read bit line RBL, as desired.

The giant magnetoresistance cell 20 includes a ferromagnetic free layer (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer). The ferromagnetic free layer and a ferromagnetic reference layer are separated by a non-magnetic electrically conducting layer 25. The ferromagnetic layers (free and pinned layers) may be made of any useful ferromagnetic (FM) alloys such as, for example, Fe, Co, Ni and the non-magnetic electrically conducting layer 25 may be made of any non-magnetic electrically conducting such as, for example a non-magnetic metal (e.g., Cu, Ru, Au or Ag). Other suitable materials may also be used.

The write current passes through the giant magnetoresistance cell 20 and alters the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers). The giant magnetoresistance cell 20 is in the low resistance state where the magnetization orientation of the ferromagnetic free layer is parallel and in the same direction of the magnetization orientation of the ferromagnetic reference or pinned layer. The giant magnetoresistance cell 20 is in the high resistance state where the magnetization orientation of the ferromagnetic free layer is anti-parallel and in the opposite direction of the magnetization orientation of the ferromagnetic reference or pinned layer. For example, sufficient current flowing in a first direction through the giant magnetoresistance cell 20 places the giant magnetoresistance cell 20 in a low resistance state and sufficient current flowing in a second direction (opposing the first direction) through the giant magnetoresistance cell 20 places the giant magnetoresistance cell 20 in a high resistance state.

The magnetic tunnel junction data cell 30 includes a ferromagnetic free layer (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer). The ferromagnetic free layer and a ferromagnetic reference layer are separated by an oxide barrier layer 35 or tunnel barrier. The ferromagnetic layers (free and pinned layers) may be made of any useful ferromagnetic (FM) alloys such as, for example, Fe, Co, Ni and the insulating barrier layer 35 may be made of any electrically insulating material such as, for example an oxide material (e.g., Al₂O₃ or MgO). Other suitable materials may also be used.

The read current resistance across the magnetic tunnel junction data cell 30 is determined by the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers). The magnetic tunnel junction data cell 30 is in the low resistance state where the magnetization orientation of the ferromagnetic free layer is parallel and in the same direction of the magnetization orientation of the ferromagnetic reference or pinned layer. This is termed the low resistance state or “0” data state. The magnetic tunnel junction data cell 30 is in the high resistance state where the magnetization orientation of the ferromagnetic free layer is anti-parallel and in the opposite direction of the magnetization orientation of the ferromagnetic reference or pinned layer. This is termed the high resistance state or “1” data state.

The magnetization direction of the ferromagnetic reference layer is pinned in a predetermined direction while the magnetization direction of the ferromagnetic free layer is free to rotate under the influence of magnetostatic coupling with the free layer of the giant magnetoresistance cell 20. The magnetic tunnel junction data cell 30 is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. Pinning of the ferromagnetic reference layer may be achieved through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn and others.

An alternate method of switching the resistance state (not utilized here) and hence the data state of the magnetic tunnel junction data cell is via spin-transfer occurs when a current, passing through a magnetic layer of the magnetic tunnel junction data cell, becomes spin polarized and imparts a spin torque on the free layer of the magnetic tunnel junction data cell. When a sufficient spin torque is applied to the free layer, the magnetization orientation of the free layer can be switched between two opposite directions and accordingly the magnetic tunnel junction data cell can be switched between the parallel state (i.e., low resistance state or “0” data state) and anti-parallel state (i.e., high resistance state or “1” data state) depending on the direction of the current. However, in some instances the oxide barrier can be degraded with the large write current density utilized to switch the magnetic tunnel junction data cell. Thus, the present disclosure eliminates passing the write through the magnetic tunnel junction data cell and thus the magnetic tunnel junction data cell can be tailored to maximize the reading operation on the magnetic tunnel junction data cell.

The illustrative memory unit 10 may be used to construct a memory device that includes multiple memory units (see FIG. 2) where a data bit is stored in magnetic tunnel junction data cell by changing the relative magnetization state of the free magnetic layer with respect to the pinned magnetic layer by magnetostatic coupling with the free layer of the giant magnetoresistance cell. The stored data bit can be read out by measuring the resistance of the magnetic tunnel junction data cell. In order for the memory unit 10 to have the characteristics of a non-volatile memory, the free layers of the MTJ and GMR exhibit thermal stability against random fluctuations so that the orientation of the free layers are changed only when it is controlled to make such a change. This thermal stability can be achieved via the magnetic anisotropy using different methods, e.g., varying the bit size, shape, and crystalline anisotropy. Additional anisotropy can be obtained through magnetic coupling to other magnetic layers either through exchange or magnetic fields. Generally, the anisotropy causes a soft and hard axis to form in thin magnetic layers. The hard and soft axes are defined by the magnitude of the external energy, usually in the form of a magnetic field, needed to fully rotate (saturate) the direction of the magnetization in that direction, with the hard axis requiring a higher saturation magnetic field.

FIG. 2 is a schematic circuit diagram of an illustrative array 11 of the memory units 10 of FIG. 1. The memory array 11 includes a plurality of memory units 10 described above and configured and arranged in a cross-point array where each cross-point includes a read bit line RBL¹ RBL² RBL^(n), a write bit line WBL¹ WBL² WBL^(n), a source line SL¹ SL² SL^(n) and a word line WL¹ WL² WL³ WL^(n). For example, the labeled cross point memory unit 10 is electrically coupled to the SL¹ via the transistor 14. The transistor 14 is electrically coupled to the WL^(n). The giant magnetoresistance cell 20 is electrically coupled to the write bit line WBL¹ and the magnetic tunnel junction data cell 30 is electrically coupled to the read bit line RBL¹.

FIG. 3 is a cross-sectional schematic diagram of another illustrative memory unit 50. The memory unit includes a giant magnetoresistance cell 60 electrically coupled between a write bit line WBL and a write source line SL. A magnetic tunnel junction data cell 70 is electrically coupled between a read bit line RBL and a read source line SL. In the illustrated embodiment, the write source line SL and the read source line SL is a common source line SL and the write source line SL and the read source line SL are not separately addressable.

The giant magnetoresistance cell 60 and the magnetic tunnel junction data cell 70 can isolated from each other and adjacent each (sufficiently close to each other) other to allow for magnetostatic coupling (i.e., magnetic dipolar interaction) between the giant magnetoresistance cell 60 and the magnetic tunnel junction data cell 70, as described above.

A write transistor 64 is electrically couples the source line SL to giant magnetoresistance cell 60. The write transistor 64 has a gate that is electrically coupled to a write word line WWL to activate the write transistor 64 and allow current to pass between the source line SL and the write bit line WBL. The write transistor 64 can be any useful transistor, as described above. The illustrated semiconductor transistor device 64 is formed on a substrate 62 and includes a doped source region S and a doped drain region D. In some embodiments (as illustrated), an electrically conductive plug element 66 electrically connects the write transistor 64 with the giant magnetoresistance cell 60.

A read transistor 63 electrically couples the source line SL to the magnetic tunnel junction data cell 70. The read transistor 63 has a gate that is electrically coupled to a read word line RWL to activate the read transistor 63 and allow current to pass between the source line SL and the read bit line RBL. The read transistor 63 can be any useful transistor, as described above. The illustrated semiconductor transistor device 63 is formed on a substrate 62 and includes a doped source region S and a doped drain region D. In some embodiments (as illustrated), an electrically conductive plug element 67 electrically connects the read transistor 63 with the magnetic tunnel junction data cell 70.

The giant magnetoresistance cell 60 includes a ferromagnetic free layer (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer). The ferromagnetic free layer and a ferromagnetic reference layer are separated by a non-magnetic electrically conducting layer 65, as described above. The magnetic tunnel junction data cell 70 includes a ferromagnetic free layer (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer). The ferromagnetic free layer and a ferromagnetic reference layer are separated by an oxide barrier layer 75 or tunnel barrier, as described above.

The write current passes through the giant magnetoresistance cell 60 and alters the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above. The read current resistance across the magnetic tunnel junction data cell 70 is determined by the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above.

The magnetization direction of the ferromagnetic reference layer is pinned in a predetermined direction while the magnetization direction of the ferromagnetic free layer is free to rotate under the influence of magnetostatic coupling with the free layer of the giant magnetoresistance cell 60. The magnetic tunnel junction data cell 70 is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. Pinning of the ferromagnetic reference layer may be achieved through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn and others.

The illustrative memory unit 50 may be used to construct a memory device that includes multiple memory units (see FIG. 4) where a data bit is stored in magnetic tunnel junction data cell by changing the relative magnetization state of the free magnetic layer with respect to the pinned magnetic layer by magnetostatic coupling with the free layer of the giant magnetoresistance cell. The stored data bit can be read out by measuring the resistance of the magnetic tunnel junction data cell. In order for the memory unit 50 to have the characteristics of a non-volatile memory, the free layers of the MTJ and GMR exhibit thermal stability against random fluctuations so that the orientation of the free layers are changed only when it is controlled to make such a change, as described above.

FIG. 4 is a schematic circuit diagram of an illustrative array 51 of the memory units 50 of FIG. 3. The memory array 51 includes a plurality of memory units 50 described above and configured and arranged in a cross-point array where each cross-point includes a read bit line RBL¹ RBL² RBL^(n), a write bit line WBL¹ WBL² WBL^(n), a source line SL¹ SL² SL^(n), a write word line WWL¹ WWL² WWL³ WWL^(n) and a read word line RWL¹ RWL² RWL³ RWL^(n). For example, the labeled cross point memory unit 50 is electrically coupled to the SL¹ via the write transistor 64 and the read transistor 63. The write transistor 64 is electrically coupled to the WWL^(n) and the read transistor 63 is electrically coupled to the RWL^(n). The giant magnetoresistance cell 60 is electrically coupled to the write bit line WBL¹ and the write transistor 64. The magnetic tunnel junction data cell 70 is electrically coupled to the read bit line RBL¹ and the read transistor 63.

FIG. 5 is a cross-sectional schematic diagram of another illustrative memory unit 100. The memory unit 100 includes a giant magnetoresistance cell 120 electrically coupled between a write bit line BL and a write source line WSL. A magnetic tunnel junction data cell 130 is electrically coupled between a read bit line BL and a read source line RSL. In the illustrated embodiment, the write bit line BL and the read bit line BL is a common bit line BL (or common electrode) and the write bit line BL and the read bit line BL are not separately addressable.

The giant magnetoresistance cell 120 and the magnetic tunnel junction data cell 130 can isolated from each other and adjacent each (sufficiently close to each other) other to allow for magnetostatic coupling (i.e., magnetic dipolar interaction) between the giant magnetoresistance cell 120 and the magnetic tunnel junction data cell 130, as described above.

A write transistor 114 is electrically couples a write source line WSL to the giant magnetoresistance cell 120. The write transistor 114 has a gate that is electrically coupled to a write word line WWL to activate the write transistor 114 and allow current to pass between the write source line WSL and the write bit line BL. The write transistor 114 can be any useful transistor, as described above.

A read transistor 113 electrically couples the read source line RSL to the magnetic tunnel junction data cell 130. The read transistor 113 has a gate that is electrically coupled to a read word line RWL to activate the read transistor 113 and allow current to pass between the read source line RSL and the read bit line BL. The read transistor 113 can be any useful transistor, as described above.

The giant magnetoresistance cell 120 and the magnetic tunnel junction data cell 130 are described above. In the illustrated embodiment, a pinning layer (multiple small single headed arrow layer) can be present to assist in pinning the pinned layer. The write current passes through the giant magnetoresistance cell 120 and alters the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above. The read current resistance across the magnetic tunnel junction data cell 130 is determined by the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above.

The magnetization direction of the ferromagnetic reference layer is pinned in a predetermined direction while the magnetization direction of the ferromagnetic free layer is free to rotate under the influence of magnetostatic coupling with the free layer of the giant magnetoresistance cell 120. The magnetic tunnel junction data cell 130 is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. Pinning of the ferromagnetic reference layer may be achieved through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn and others.

The illustrative memory unit 100 may be used to construct a memory device that includes multiple memory units (see FIG. 6) where a data bit is stored in magnetic tunnel junction data cell by changing the relative magnetization state of the free magnetic layer with respect to the pinned magnetic layer by magnetostatic coupling with the free layer of the giant magnetoresistance cell. The stored data bit can be read out by measuring the resistance of the magnetic tunnel junction data cell. In order for the memory unit 100 to have the characteristics of a non-volatile memory, the free layers of the MTJ and GMR exhibit thermal stability against random fluctuations so that the orientation of the free layers are changed only when it is controlled to make such a change, as described above.

FIG. 6 is a schematic circuit diagram of an illustrative array 101 of the memory units 100 of FIG. 5. The memory array 101 includes a plurality of memory units 100 described above and configured and arranged in a cross-point array where each cross-point includes a read and write bit line BL¹ BL² BL^(n), a read source line RSL¹ RSL² RSL^(n), a write source line WSL¹ WSL² WSL^(n), a write word line WWL¹ WWL² WWL³ WWL^(n) and a read word line RWL¹ RWL² RWL³ RWL^(n). For example, the labeled cross point memory unit 100 GMR cell 120 is electrically coupled to the WSL¹ via the write transistor 114 and the MTJ cell 130 is electrically coupled to is electrically coupled to the RSL¹ via the read transistor 113. The write transistor 114 is electrically coupled to the WWL^(n) and the read transistor 113 is electrically coupled to the RWL^(n). The giant magnetoresistance cell 120 is electrically coupled to the write bit line BL¹ and the write transistor 114. The magnetic tunnel junction data cell 130 is electrically coupled to the read bit line BL¹ and the read transistor 113.

FIG. 7 is a cross-sectional schematic diagram of another illustrative memory unit 200. The memory unit 200 includes a giant magnetoresistance cell 220 electrically coupled between a write bit line BL and a write source line WSL. A magnetic tunnel junction data cell 230 is electrically coupled between a read bit line BL and a read source line RSL. In the illustrated embodiment, the write bit line BL and the read bit line BL is a common bit line BL (or common electrode) and the write bit line BL and the read bit line BL are not separately addressable.

The giant magnetoresistance cell 220 and the magnetic tunnel junction data cell 230 can isolated from each other and adjacent each (sufficiently close to each other) other to allow for magnetostatic coupling (i.e., magnetic dipolar interaction) between the giant magnetoresistance cell 220 free layer and the magnetic tunnel junction data cell 230 free layer, as described above.

The giant magnetoresistance cell 220 includes a ferromagnetic free layer (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer) and a pinning layer (multiple single headed arrows layer). The ferromagnetic free layer and a ferromagnetic reference layer are separated by a non-magnetic electrically conducting layer 225, as described above. The magnetic tunnel junction data cell 230 includes a ferromagnetic free layer (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer) and a pinning layer (multiple single headed arrows layer). The ferromagnetic free layer and a ferromagnetic reference layer are separated by an oxide barrier layer 235 or tunnel barrier, as described above.

In the illustrated embodiment, a non-magnetic electrically conducting element 201 electrically couples the common bit line BL to the giant magnetoresistance cell 220 free layer and the magnetic tunnel junction data cell 230 free layer. The non-magnetic electrically conducting element 201 can also be described as a spacer layer, separating the giant magnetoresistance cell 220 free layer and the magnetic tunnel junction data cell 230 free layer by any useful distance that allows for magnetostatic coupling between the giant magnetoresistance cell 220 free layer and the magnetic tunnel junction data cell 230 free layer. In many embodiments, this distance is less than 100 nm or in a range from 10 to 80 nm, or in a range from 20 nm to 50 nm.

In the illustrated embodiment, the giant magnetoresistance cell 220 and the magnetic tunnel junction data cell 230 formed as separate stacks where the giant magnetoresistance cell 220 free layer and the magnetic tunnel junction data cell 230 free layer are adjacent to one another to allow for magnetostatic coupling. However, the pinned layers for both the giant magnetoresistance cell 220 and the magnetic tunnel junction data cell 230 are not adjacent to each other or co-planar, as illustrated. As illustrated, the giant magnetoresistance cell 220 free layer and the magnetic tunnel junction data cell 230 free layer a disposed between or separating the giant magnetoresistance cell 220 pinned layer and the magnetic tunnel junction data cell 230 pinned layer. This construction allows for formation of the giant magnetoresistance cell 220 and the magnetic tunnel junction data cell 230 separately as the layers of the memory unit 200 are formed. This can improve the manufacture of the memory unit 200.

A write transistor 214 is electrically couples a write source line WSL to the giant magnetoresistance cell 220. The write transistor 214 has a gate that is electrically coupled to a write word line WWL to activate the write transistor 214 and allow current to pass between the write source line WSL and the write bit line BL. The write transistor 214 can be any useful transistor, as described above.

A read transistor 213 electrically couples the read source line RSL to the magnetic tunnel junction data cell 230. The read transistor 213 has a gate that is electrically coupled to a read word line RWL to activate the read transistor 213 and allow current to pass between the read source line RSL and the read bit line BL. The read transistor 213 can be any useful transistor, as described above.

The giant magnetoresistance cell 220 and the magnetic tunnel junction data cell 230 are described above. In the illustrated embodiment, a pinning layer (multiple small single headed arrow layer) can be present to assist in pinning the pinned layer. The write current passes through the giant magnetoresistance cell 220 and alters the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above. The read current resistance across the magnetic tunnel junction data cell 230 is determined by the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above.

The magnetization direction of the ferromagnetic reference layer is pinned in a predetermined direction while the magnetization direction of the ferromagnetic free layer is free to rotate under the influence of magnetostatic coupling with the free layer of the giant magnetoresistance cell 220. The magnetic tunnel junction data cell 230 is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. Pinning of the ferromagnetic reference layer may be achieved through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn and others.

The illustrative memory unit 200 may be used to construct a memory device that includes multiple memory units (as illustrated in FIG. 6, for example) where a data bit is stored in magnetic tunnel junction data cell by changing the relative magnetization state of the free magnetic layer with respect to the pinned magnetic layer by magnetostatic coupling with the free layer of the giant magnetoresistance cell. The stored data bit can be read out by measuring the resistance of the magnetic tunnel junction data cell. In order for the memory unit 200 to have the characteristics of a non-volatile memory, the free layers of the MTJ and GMR exhibit thermal stability against random fluctuations so that the orientation of the free layers are changed only when it is controlled to make such a change, as described above.

FIG. 8 is a cross-sectional schematic diagram of another illustrative memory unit 300. The memory unit 300 includes a giant magnetoresistance cell 320 electrically coupled between a write bit line BL and a write source line WSL. A magnetic tunnel junction data cell 330 is electrically coupled between a read bit line BL and a read source line RSL. In the illustrated embodiment, the write bit line BL and the read bit line BL is a common bit line BL (or common electrode) and the write bit line BL and the read bit line BL are not separately addressable.

The giant magnetoresistance cell 320 and the magnetic tunnel junction data cell 330 can isolated from each other and adjacent each (sufficiently close to each other) other to allow for magnetostatic coupling (i.e., magnetic dipolar interaction) between the giant magnetoresistance cell 320 free layer and the magnetic tunnel junction data cell 330 free layer, as described above.

In the illustrated embodiment, the giant magnetoresistance cell 320 and the magnetic tunnel junction data cell 330 formed as separate stacks where the giant magnetoresistance cell 320 free layer and the magnetic tunnel junction data cell 330 free layer are adjacent to one another to allow for magnetostatic coupling. However, the pinned layers for both the giant magnetoresistance cell 320 and the magnetic tunnel junction data cell 330 are not adjacent to each other or co-planar, as illustrated. This construction allows for formation of the giant magnetoresistance cell 320 and the magnetic tunnel junction data cell 330 separately as the layers of the memory unit 300 are formed. This can improve the manufacture of the memory unit 300.

A write transistor 314 is electrically couples a write source line WSL to the giant magnetoresistance cell 320. The write transistor 314 has a gate that is electrically coupled to a write word line WWL to activate the write transistor 314 and allow current to pass between the write source line WSL and the write bit line BL. The write transistor 314 can be any useful transistor, as described above.

A read transistor 313 electrically couples the read source line RSL to the magnetic tunnel junction data cell 330. The read transistor 313 has a gate that is electrically coupled to a read word line RWL to activate the read transistor 313 and allow current to pass between the read source line RSL and the read bit line BL. The read transistor 313 can be any useful transistor, as described above.

The giant magnetoresistance cell 320 and the magnetic tunnel junction data cell 330 are described above. In the illustrated embodiment, a pinning layer (multiple small single headed arrow layer) can be present to assist in pinning the pinned layer. The write current passes through the giant magnetoresistance cell 320 and alters the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above. The read current resistance across the magnetic tunnel junction data cell 330 is determined by the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above.

The magnetization direction of the ferromagnetic reference layer is pinned in a predetermined direction while the magnetization direction of the ferromagnetic free layer is free to rotate under the influence of magnetostatic coupling with the free layer of the giant magnetoresistance cell 320. The magnetic tunnel junction data cell 330 is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. Pinning of the ferromagnetic reference layer may be achieved through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn and others.

The illustrative memory unit 300 may be used to construct a memory device that includes multiple memory units (as illustrated in FIG. 6, for example) where a data bit is stored in magnetic tunnel junction data cell by changing the relative magnetization state of the free magnetic layer with respect to the pinned magnetic layer by magnetostatic coupling with the free layer of the giant magnetoresistance cell. The stored data bit can be read out by measuring the resistance of the magnetic tunnel junction data cell. In order for the memory unit 300 to have the characteristics of a non-volatile memory, the free layers of the MTJ and GMR exhibit thermal stability against random fluctuations so that the orientation of the free layers are changed only when it is controlled to make such a change, as described above.

FIG. 9 is a cross-sectional schematic diagram of another illustrative memory unit 400. The memory unit 400 includes a giant magnetoresistance cell 420 electrically coupled between a write bit line WBL and a write source line WSL. A magnetic tunnel junction data cell 430 is electrically coupled between a read bit line RBL and a read source line RSL. In the illustrated embodiment, the write bit line WBL and the read bit line RBL are separately addressable and the write source line WSL and the read source line RSL are separately addressable.

The giant magnetoresistance cell 420 and the magnetic tunnel junction data cell 430 can isolated from each other and spaced apart form one another a distance that does not allow for magnetostatic coupling (i.e., magnetic dipolar interaction) between the giant magnetoresistance cell 420 free layer and the magnetic tunnel junction data cell 430 free layer. In many embodiments, this distance is greater than 100 nm or greater than 150 nm or greater than 200 nm, depending on the relative magnetic field strength of the giant magnetoresistance cell 420 free layer and the relative size and coercively of the magnetic tunnel junction data cell 430 free layer.

The giant magnetoresistance cell 420 includes a ferromagnetic free layer (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer) and a pinning layer (multiple single headed arrows layer). The ferromagnetic free layer and a ferromagnetic reference layer are separated by a non-magnetic electrically conducting layer 425, as described above. The magnetic tunnel junction data cell 430 includes a ferromagnetic free layer (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer) and a pinning layer (multiple single headed arrows layer). The ferromagnetic free layer and a ferromagnetic reference layer are separated by an oxide barrier layer 435 or tunnel barrier, as described above.

In the illustrated embodiment, the giant magnetoresistance cell 420 and the magnetic tunnel junction data cell 430 formed as separate stacks where the giant magnetoresistance cell 420 free layer and the magnetic tunnel junction data cell 430 free layer are generally coplanar to allow a bridge 450 of magnetic dots (of any shape) to at least partially extend between the giant magnetoresistance cell 420 free layer and the magnetic tunnel junction data cell 430 free layer. In the illustrated embodiment, an electrically insulating material 451, 452 couples the bridge 450 of magnetic dots to the giant magnetoresistance cell 420 and the magnetic tunnel junction data cell 430, respectively. This electrically insulating material 451, 452 can be any useful electrically insulating material such as, for example, an oxide material. The electrically insulating material 451, 452 can be utilized to prevent or mitigate any current leakage across the bridge 450 of magnetic dots.

The bridge 450 of magnetic dots can utilize the phenomena known as magnetic quantum cellular automata. The magnetic dots can be single domain magnetic dots that couple to their nearest neighboring dot or free layer via magnetostatic coupling. The magnetic dots can be disposed on the bridge element 450 in any useful size or period. In one example, the magnetic dots had a diameter of about 100 nm and placed on a pitch of about 135 nm and having a thickness of about 10 nm. These magnetic dots can be formed from any useful magnetic material such as, for example, magnetic alloys (e.g., supermally Ni₈₀Fe₁₄Mo₅X where X is other metals) and placed on a single-crystal silicon substrate bridge 450. The bridge 450 of magnetic dots provides magnetostatic coupling of the giant magnetoresistance cell 420 free layer and the magnetic tunnel junction data cell 430 free layer.

In the illustrated embodiment, the pinned layers for both the giant magnetoresistance cell 420 and the magnetic tunnel junction data cell 430 are not adjacent to each other or co-planar, as illustrated (however this is not required). This construction allows for formation of the giant magnetoresistance cell 420 and the magnetic tunnel junction data cell 430 separately as the layers of the memory unit 400 are formed. This can improve the manufacture of the memory unit 400.

A write transistor 414 is electrically couples a write source line WSL to the giant magnetoresistance cell 420. The write transistor 414 has a gate that is electrically coupled to a write word line WWL to activate the write transistor 414 and allow current to pass between the write source line WSL and the write bit line WBL. The write transistor 414 can be any useful transistor, as described above.

A read transistor 413 electrically couples the read source line RSL to the magnetic tunnel junction data cell 430. The read transistor 413 has a gate that is electrically coupled to a read word line RWL to activate the read transistor 413 and allow current to pass between the read source line RSL and the read bit line RBL. The read transistor 413 can be any useful transistor, as described above.

The giant magnetoresistance cell 420 and the magnetic tunnel junction data cell 430 are described above. In the illustrated embodiment, a pinning layer (multiple small single headed arrow layer) can be present to assist in pinning the pinned layer. The write current passes through the giant magnetoresistance cell 420 and alters the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above. The read current resistance across the magnetic tunnel junction data cell 430 is determined by the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above.

The magnetization direction of the ferromagnetic reference layer is pinned in a predetermined direction while the magnetization direction of the ferromagnetic free layer is free to rotate under the influence of magnetostatic coupling with the free layer of the giant magnetoresistance cell 420 via the bridge 450 of magnetic dots, described above. The magnetic tunnel junction data cell 430 is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. Pinning of the ferromagnetic reference layer may be achieved through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn and others.

The illustrative memory unit 400 may be used to construct a memory device that includes multiple memory units (as illustrated in FIG. 9B, for example) where a data bit is stored in magnetic tunnel junction data cell by changing the relative magnetization state of the free magnetic layer with respect to the pinned magnetic layer by magnetostatic coupling with the free layer of the giant magnetoresistance cell via the bridge 450 of magnetic dots. The stored data bit can be read out by measuring the resistance of the magnetic tunnel junction data cell. In order for the memory unit 400 to have the characteristics of a non-volatile memory, the free layers of the MTJ and GMR exhibit thermal stability against random fluctuations so that the orientation of the free layers are changed only when it is controlled to make such a change, as described above.

FIG. 9B is a schematic circuit diagram of an illustrative array of the memory units of FIG. 9A. The memory array 401 includes a plurality of memory units 400 described above and configured and arranged in a cross-point array where each cross-point includes a read bit line RBL¹ RBL² RBL^(n) and write bit line WBL¹ WBL² WBL^(n), a read source line RSL¹ RSL² RSL^(n), a write source line WSL¹ WSL² WSL^(n), a write word line WWL¹ WWL² WWL³ WWL^(n) and a read word line RWL¹ RWL² RWL³ RWL^(n). For example, the labeled cross point memory unit 400 GMR cell 520 is electrically coupled to the WSL¹ via the write transistor 414 and the MTJ cell 430 is electrically coupled to is electrically coupled to the RSL¹ via the read transistor 413. The write transistor 414 is electrically coupled to the WWL^(n) and the read transistor 413 is electrically coupled to the RWL^(n). The giant magnetoresistance cell 420 is electrically coupled to the write bit line WBL¹ and the write transistor 114. The magnetic tunnel junction data cell 430 is electrically coupled to the read bit line RBL¹ and the read transistor 413.

FIG. 10 is a cross-sectional schematic diagram of another illustrative memory unit 500. The memory unit 500 includes a giant magnetoresistance cell 520 electrically coupled between a write bit line BL and a write source line WSL. A magnetic tunnel junction data cell 530 is electrically coupled between a read bit line BL and a read source line RSL. In the illustrated embodiment, the write bit line BL and the read bit line BL is a common bit line BL (or common electrode) and the write bit line BL and the read bit line BL are not separately addressable.

The giant magnetoresistance cell 520 includes a ferromagnetic free layer 501 (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer) and a pinning layer (multiple single headed arrows layer). The ferromagnetic free layer 501 and a ferromagnetic reference layer are separated by a non-magnetic electrically conducting layer 525, as described above. The magnetic tunnel junction data cell 530 includes the ferromagnetic free layer 501 (double headed arrow layer) and a ferromagnetic reference (i.e., pinned) layer (single headed arrow layer) and a pinning layer (multiple single headed arrows layer). The ferromagnetic free layer 501 and a ferromagnetic reference layer are separated by an oxide barrier layer 535 or tunnel barrier, as described above.

The giant magnetoresistance cell 520 and the magnetic tunnel junction data cell 530 are electrically coupled to one another and share a common free layer 501. In the illustrated embodiment, the giant magnetoresistance cell 520 and the magnetic tunnel junction data cell 530 formed as separate stacks where the giant magnetoresistance cell 520 free layer 501 and the magnetic tunnel junction data cell 230 free layer 501 are coextensive. The pinned layers for both the giant magnetoresistance cell 520 and the magnetic tunnel junction data cell 530 are not adjacent to each other or co-planar, as illustrated. As illustrated, the giant magnetoresistance cell 520 free layer 501 and the magnetic tunnel junction data cell 530 free layer 501 separates the giant magnetoresistance cell 520 non-magnetic electrically conducting layer 525 (described above) and the magnetic tunnel junction data cell 530 oxide barrier layer 535 (described above). This construction allows for formation of the giant magnetoresistance cell 520 and the magnetic tunnel junction data cell 530 separately as the layers of the memory unit 500 are formed. This can improve the manufacture of the memory unit 500.

A write transistor 514 is electrically couples a write source line WSL to the giant magnetoresistance cell 520. The write transistor 514 has a gate that is electrically coupled to a write word line WWL to activate the write transistor 514 and allow current to pass between the write source line WSL and the write bit line BL. The write transistor 514 can be any useful transistor, as described above.

A read transistor 513 electrically couples the read source line RSL to the magnetic tunnel junction data cell 530. The read transistor 513 has a gate that is electrically coupled to a read word line RWL to activate the read transistor 513 and allow current to pass between the read source line RSL and the read bit line BL. The read transistor 513 can be any useful transistor, as described above.

The giant magnetoresistance cell 520 and the magnetic tunnel junction data cell 530 are described above. In the illustrated embodiment, a pinning layer (multiple small arrow layer) can be present to assist in pinning the pinned layer. The write current passes through the giant magnetoresistance cell 520 and alters the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above. The read current resistance across the magnetic tunnel junction data cell 530 is determined by the relative orientation of the magnetization vectors or magnetization orientations of the ferromagnetic layers (free and pinned layers), as described above.

The magnetization direction of the ferromagnetic reference layer is pinned in a predetermined direction while the magnetization direction of the ferromagnetic free layer 501 is free to rotate under the influence of the write current. The free layer 501 is configured to switch between a high resistance state and a low resistance state upon application of the desired write current. Pinning of the ferromagnetic reference layer may be achieved through, e.g., the use of exchange bias with an antiferromagnetically ordered material such as PtMn, IrMn and others.

The illustrative memory unit 500 may be used to construct a memory device that includes multiple memory units (as illustrated in FIG. 6, for example) where a data bit is stored in magnetic tunnel junction data cell by changing the relative magnetization state of the free magnetic layer 501 with respect to the pinned magnetic layer. The stored data bit can be read out by measuring the resistance of the magnetic tunnel junction data cell. In order for the memory unit 500 to have the characteristics of a non-volatile memory, the free layer 501 exhibits thermal stability against random fluctuations so that the orientation of the free layers are changed only when it is controlled to make such a change, as described above.

FIG. 11 is a flow diagram of an illustrative method 600 for switching a resistance state of an illustrative magnetic tunnel junction memory cell. The initial step 601 is to pass a high or low resistance write current through the GMR cell. During this operation the MTJ cell is floating to avoid current from passing through the MTJ cell. Passing a high resistance state current through the GMR cell sets the magnetization orientation of the GMR cell free layer and via magnetostatic coupling, the free layer of the MTJ cell switches to a high resistance state at step 602. Passing a low resistance state current through the GMR cell sets the magnetization orientation of the GMR cell free layer and via magnetostatic coupling, the free layer of the MTJ cell switches to a low resistance state at step 603. Then the MTJ cell is either in the low resistance data state 604 or the high resistance data state 605. A read current can pass through the MTJ cell to read a high resistance state at step 606 or a low resistance state at step 607. During the read operation the GMR cell is floating to avoid current from passing through the MTJ cell.

In many of the embodiments described herein, the MTJ cell can be made smaller than the GMR cell so that the MTJ cell can be easily written to. In many of these embodiments, the giant magnetoresistance cell has a first free magnetic layer volume and the magnetic tunnel junction data cell has a second free magnetic layer volume, and the second free magnetic layer volume is less than the first free magnetic layer volume. In some embodiments, the second free layer volume is 90% or less the first free layer volume, or 80% or less or 70% or less, as desired.

Thus, embodiments of the MEMORY WITH SEPARATE READ AND WRITE PATHS are disclosed. The implementations described above and other implementations are within the scope of the following claims. One skilled in the art will appreciate that the present disclosure can be practiced with embodiments other than those disclosed. The disclosed embodiments are presented for purposes of illustration and not limitation, and the present invention is limited only by the claims that follow. 

1. A memory unit comprising: a giant magnetoresistance cell electrically coupled between a write bit line and a write source line, a write current passing through the giant magnetoresistance cell switches the giant magnetoresistance cell between a high resistance state and a low resistance state; and a magnetic tunnel junction data cell electrically coupled between a read bit line and a read source line, the magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell, and be read by a read current passing though the magnetic tunnel junction data cell.
 2. A memory unit according to claim 1, wherein the read source line and the write source line is a common source line and the read bit line is separately addressable from the write bit line and a write transistor is electrically coupled between the write source line and the source line, and a read transistor is electrically coupled between the read source line and the source line.
 3. A memory unit according to claim 1, wherein the read bit line and the write bit line is a common bit line and the read source line is separately addressable from the write source line and a write transistor is electrically coupled between the write source line and the giant magnetoresistance cell, and a read transistor is electrically coupled between the read source line and the magnetic tunnel junction data cell.
 4. A memory unit according to claim 1, wherein the read bit line and the word bit line is a common bit line electrically connected to a non-magnetic electrically conducting element, and the non-magnetic electrically conducting element separates the magnetic tunnel junction data cell from the giant magnetoresistance cell, and the read source line is separately addressable from the write source line.
 5. A memory unit according to claim 4, wherein the magnetic tunnel junction data cell comprises a free magnetic layer separated from a pinned magnetic layer by an oxide barrier layer and the giant magnetoresistance cell comprises a free magnetic layer separated from a pinned magnetic layer by a non-magnetic electrically conducting layer, and the free magnetic layer of the magnetic tunnel junction data cell is separated from the free magnetic layer of the giant magnetoresistance cell by the non-magnetic electrically conducting element.
 6. A memory unit according to claim 1, wherein the magnetic tunnel junction data cell comprises a free magnetic layer separated from a pinned magnetic layer by an oxide barrier layer and the giant magnetoresistance cell comprises a free magnetic layer separated from a pinned magnetic layer by a non-magnetic electrically conducting layer, and the free magnetic layer of the magnetic tunnel junction data cell is adjacent to the free magnetic layer of the giant magnetoresistance cell, and the pinned magnetic layer of the magnetic tunnel junction data cell is not adjacent to the pinned magnetic layer of the giant magnetoresistance cell.
 7. A memory unit according to claim 1, wherein the read bit line and the write bit line are separately addressable and the read source line is separately addressable from the write source line.
 8. A memory unit according to claim 1, wherein the giant magnetoresistance cell is spaced apart from the magnetic tunnel junction data cell a distance sufficient to prevent magnetostatic coupling between the giant magnetoresistance cell and the magnetic tunnel junction data cell, and the memory unit further comprises bridge of magnetic dots at least partially extending between the giant magnetoresistance cell and the magnetic tunnel junction data cell that provides magnetostatic coupling between the giant magnetoresistance cell and the magnetic tunnel junction data cell.
 9. A memory unit according to claim 1, wherein the giant magnetoresistance cell is electrically connected to a write transistor and the write transistor is electrically connected to a write word line, and the magnetic tunnel junction data cell is electrically connected to a read transistor and the read transistor is electrically connected to a read word line.
 10. A memory unit according to claim 1, wherein the giant magnetoresistance cell has a first free magnetic layer volume and the magnetic tunnel junction data cell has a second free magnetic layer volume, and the second free magnetic layer volume is less than the first free magnetic layer volume.
 11. A memory unit according to claim 1, wherein the giant magnetoresistance cell and the magnetic tunnel junction data cell are separated from each other.
 12. A memory array comprising two or more memory units according to claim 1 arranged and configured in an array.
 13. A memory unit comprising: a giant magnetoresistance cell electrically coupled between a write bit line and a write source line, a write current passing through the giant magnetoresistance cell switches the giant magnetoresistance cell between a high resistance state and a low resistance state, the giant magnetoresistance cell comprises a free magnetic layer separated from a pinned magnetic layer by a non-magnetic electrically conducting layer; and a magnetic tunnel junction data cell electrically coupled between a read bit line and a read source line, the magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state, and be read by a read current passing though the magnetic tunnel junction data cell, and magnetic tunnel junction data cell comprises a free magnetic layer separated from a pinned magnetic layer by an oxide barrier layer, and the free magnetic layer of the magnetic tunnel junction data cell is coextensive with the free magnetic layer of the giant magnetoresistance cell.
 14. A memory unit according to claim 13, wherein the write bit line and the read bit line is a common bit line and the write source line is separately addressable from the read source line.
 15. A memory unit according to claim 13, wherein the pinned magnetic layer of the magnetic tunnel junction data cell is not adjacent to the pinned magnetic layer of the giant magnetoresistance cell.
 16. A memory unit according to claim 13, wherein the giant magnetoresistance cell is electrically connected to a write transistor and the write transistor is electrically connected to a write word line, and the magnetic tunnel junction data cell is electrically connected to a read transistor and the read transistor is electrically connected to a read word line.
 17. A memory array comprising two or more memory units according to claim 13 arranged and configured in an array.
 18. A method comprising: passing a write current thorough a giant magnetoresistance cell to switch a free magnetic layer of the giant magnetoresistance cell between a high resistance state and a low resistance state; switching a free layer of a magnetic tunnel junction data cell between a high resistance state and a low resistance state by magnetostatic coupling with the free magnetic layer of the giant magnetoresistance cell; and reading the resistance state of the magnetic tunnel junction data cell by passing a reading current through the magnetic tunnel junction data cell.
 19. A method according to claim 18, wherein the write current has a write current path and the read current has a read current path and the write current path is different than the read current path.
 20. A method according to claim 18, wherein the write current does not pass through the magnetic tunnel junction data cell and the read current does not pass through the giant magnetoresistance cell. 